

FIG. 1




FIG. 2





FIG. 3





FIG. 4

FIG. 1 is a block diagram of a multi-processor system architecture. The system consists of two main processing nodes, 160 and 180, connected via a central BACKPLANE 302. Each node contains an Initialization & Diagnostic Processor 306, a Cross Bar Sw. 308, a Message Network Board 322, and a Front-End Director Board 320. The Front-End Director Board 320 is connected to an Xbar Switch 320 and a Back-End Director Board 320. The Back-End Director Board 320 is connected to a Host Computer/Server/Host Processor 120, which includes a CPU 310, RAM 312, Local Cache 310, Message Engine/CPU Contr. 314, Data Pipe 316, and a Switch 318. The Host Computer/Server/Host Processor 120 is also connected to a Disk Drive 141. The system is connected to a Global Cache Memory 320' via the BACKPLANE 302. The BACKPLANE 302 is also connected to a Disk Drive 141 and a Host Computer/Server/Host Processor 120.




FIG. 6A

FIG. 6
FIG. 6A
FIG. 6B

FIG. 6B




FIG. 6B




FIG. 7




FIG. 8




FIG. 8A




FIG. 8B





FIG. 9A

FIG. 9B







FIG. 10






FIG. 11A

FIG. 1

FROM FIG. 11A

FROM FIG. 11C

W_1

A_1

X_1


A_2

FROM
FIG. 1
11A

FROM -
FIG. 11C

TO FIG. 11D

TO
FIG. 11A








FIG. 11D








FIG. 12C




FIG. 12D




FIG. 13A




FIG. 13B





FIG. 13C

FIG. 13D






FIG. 13E




FIG. 14A





FIG. 14B

FIG. 14C






FIG. 14D




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 15E




FIG. 16

MG INPUTS	MG OUTPUT	MG OUTPUT	MG OUTPUT
000	0	0	0
001	0	0	0
010	0	0	0
011	1	1	1
100	0	0	0
101	1	1	1
110	1	1	1
111	1	1	1

FIG. 17




FIG. 18




FIG. 19




FIG. 20A




FIG. 20B




FIG. 20C